A three-dimensional simulation methodology allowing statistical study of the direct tunnelling gate current fluctuations in realistic nano-scale metal-oxide-semiconductor field effect transistors (MOSFETs) is presented. The approach has been applied to study the gate leakage fluctuations due to the combined effect of oxide thickness variation (OTV) and discrete random dopants (RD) in an example 25 nm gate length MOSFET. OTV is the primary source of gate leakage fluctuations at high gate voltage, while RD are the main factor at high drain voltage. Both OTV and RD contribute to an average increase in the magnitude of the gate leakage with respect to that of a uniform device. This reflects the exponential sensitivity of the direct tunnelling current.
Introduction
Metal-oxide-semiconductor field effect transistor (MOS-FET) scaling has reached a stage where the intrinsic parameter fluctuations arising from the granularity of charge and matter start to adversely affect the performance, yield and functionality of corresponding circuits and systems. 1) Measurements and simulations have already highlighted critical variation in threshold voltage and drain current characteristics of ultra-small MOSFETs.
2)
The aggressive reduction of the oxide thickness with scaling results in a dramatic increase in the direct tunnelling gate leakage current. The exponential sensitivity of this tunnelling current leads to significant local leakage current density variation and leakage current fluctuations in nano complementary metal-oxide-semiconductor (CMOS) transistors.
Random discrete dopants, and the corresponding surface potential and field variations they induce have been previously studied as sources of gate tunnelling current variations.
3) Interface roughness, and corresponding oxide thickness variation, has also been identified as a source of gate tunnelling current fluctuations. 4) However, confinement effects in the region of the tunnelling cathode and the bias dependence of the gate leakage current have not been taken into account in these works.
It is clear that additional research is required in order to understand the limitations imposed by the gate tunnelling current fluctuations on device scaling, and to assess their impact on circuits and systems.
In this paper we describe a three-dimensional (3D) simulation methodology that allows a statistical study of the direct tunnelling current fluctuations in realistic nanoMOSFETs. Using this approach, we study and compare the gate leakage fluctuations due to local oxide thickness variation, and due to discrete random dopants. Quantumconfinement effects are taken into account in our simulations using the density gradient (DG) formalism.
Simulation Methodology
Quantifying the intrinsic parameter fluctuations of nanoMOSFETs requires three-dimensional statistical simulations of ensembles of macroscopically identical, but microscopically different devices. The 3D Glasgow ''atomistic'' device simulator used in this study is described in the work of Asenov et al. 5) It is based on the drift-diffusion (DD) approximation and incorporates DG quantum corrections. Among other sources of intrinsic parameter fluctuations it includes random discrete dopants and interface roughness, essential for our study. A computationally efficient but accurate analytical model is used to calculate the gate direct tunnelling current at a post processing stage. 6, 7) Only direct tunnelling of conduction band electrons, which is known to be the dominant leakage component in n-type MOSFETs, 8) is considered here.
Oxide thickness non-uniformity
The modelling of the oxide thickness non-uniformity is based on the assumption that the Si/SiO 2 interface and the gate/SiO 2 interface in a MOSFET are described by a Gaussian or an exponential auto-correlation function with a given correlation length, . Roughness on the scale of one atomic layer (0.28 nm) is considered. The method for the generation of the random interface is described in details in the paper of Asenov et al.
9)

Random dopants
Random discrete dopants are introduced in simulated devices using a rejection technique based on the concentration ratio between the dopants and the silicon, and scanning site by site the silicon lattice in the transistor. The discrete charges are treated in a quantum-mechanically consistent way in resolving the Coulomb potential. This is achieved by applying the DG formalism to both electrons and holes in the whole simulation domain as described by Asenov et al.
10) The approach practically eliminates the mesh sensitivity in calculating the potential and mobile carrier concentration and allows for the use of finer mesh spacing in the inversion channel, which is needed in this study to accurately estimate the charge available for tunnelling.
Gate direct tunnelling
The tunnelling model used to calculate the local density of the direct tunnelling current is based on an improved Wentzel-Kramers-Brillouin (WKB) approximation. 6) The approach is modified to take into account the DG formalism. one-dimensional (1D) simulations are used to calibrate the modified model to relevant experimental data.
Similarly to the work of Register et al., 6) the gate current density, J g , in our simulations is expressed as a product of the charge available for tunnelling, Q, the electron impact frequency on the oxide interface, f , and the tunnelling probability, T (i.e., J g ¼ Q fT). In our case however, instead of using an analytical expression for the charge available for tunnelling we use the electron sheet-charge density resulting from the self-consistent solution of the coupled Poisson and DG equations.
The 1D simulation results are illustrated in Fig. 1 , showing a very good agreement with experimental data published by Yang et al., 11) over a broad range of oxide thicknesses using a single value for the electron effective mass in the oxide. For this simulation the DG parameters were carefully calibrated against self-consistent PoissonSchrödinger simulations. The oxide effective mass was then adjusted as the only fitting parameter with respect to tunnelling. Throughout the entire study a non-parabolic, Franz-type band-gap dispersion relation is used for the SiO 2 with a band-edge effective mass 0.67m e . For the oxide thicknesses considered here, the slight increase of the oxide effective mass, compared to the value quoted by Register et al., 6) is consistent with the qualitative explanation given by Khairurrijal et al.
12)
The implementation of the 1D model is extended to the framework of the 3D DD simulator under the following approximation. A finite surface element discretisation of the tunnelling interface is performed and the direct tunnelling current density, J Ge , through each surface element, S e , is computed using the 1D model. Numerical integration over the whole interface yields the total gate leakage current, I G .
The oxide-field and the equivalent sheet-charge density for the computation of the elemental direct tunnelling current are derived from the three-dimensional potential and carrier concentration distributions obtained from the ''atomistic'' simulator at each bias point.
Results and Discussion
The methodology presented in the previous section has been applied to simulate the fluctuations of the direct tunnelling gate current (DTGC) in a 25 nm gate length, n-channel, bulk MOSFET with the nominal structural device parameters given in Table I . The doping concentration in the substrate, the source and drain contacts and the polysilicon gate is uniform. The doping profile of the source and drain extensions is analytically generated, following a Gaussian function, decaying in the lateral and vertical direction away from the contacts. This relatively simple structure allows us to obtain easily understood, semi-qualitative results, abstracting the full complexity of the modern nano-CMOS device design.
To illustrate the impact of discrete random dopants and oxide interface roughness on the gate leakage fluctuations the following three ensembles of 230 microscopically different devices have been simulated:
(1) RD set: devices vary only in the number and spatial configuration of the discrete dopants introduced in the domain under the gate oxide. The polycrystalline silicon (poly-Si) gate has uniform continuous doping level of 1 Â 10 20 cm À3 ; (2) OTV set: devices vary only in the roughness features of the Si/SiO 2 interface. Roughness is generated over a 1 nm nominal oxide thickness and a correlation length of 1.8 nm; (3) COMBINED set: the microscopic variations corresponding to the devices of the previous two sets are simultaneously introduced. A sub-sample of the simulated fluctuations in the I G -V G and I G -V D characteristics for the COMBINED set are illustrated in Figs. 2 and 3 respectively. The increase of the mean value of the gate current, compared to the uniformly doped device with flat interfaces could readily be attributed to the presence of interface roughness, and reflects the exponential dependence of the direct tunnelling current on the oxide thickness. On average in the simulations, 50% of the oxide is thinner than the nominal uniform oxide thickness used in the 1D calibration. A better strategy would be to take into account the presence of the interface roughness in the calibration process.
The I G -V G characteristics in Fig. 2 show less gate leakage current variations compared to the I G -V D characteristics illustrated in Fig. 3 . This is due to the fact that at low drain voltage the tunnelling current has contributions from the channel and the two source and drain regions, and selfaverages over the corresponding area. At high drain voltage and low gate voltage the tunnelling is dominated by the small gate to drain overlap region and the variations increase. We note that a device with a square gate is the worst case, in terms of fluctuations, as a wider gate will result in self-averaging over a bigger area. The separated and combined impact of random dopants and interface roughness on the gate leakage fluctuations is analysed next. The statistical distributions of the direct tunnelling current for the three simulated sets are considered at two particular bias conditions-high gate voltages, low drain voltage (''ON''-state), and, low gate voltage, high drain voltages (''OFF''-state). We note that these conditions are important for the estimation of static leakage in a CMOS logic circuits.
Effects at high gate and low drain voltages
Histograms of the gate leakage current variations in the ''ON''-state are illustrated on Figs. 4 and 5 for the RD set and the OTV set respectively. For both sets of devices the dispersion of the gate current is found to be well characterised by a Gaussian distribution. Figure 6 combines the histograms corresponding to the three simulated sets of devices-RD, OTV, and COMBINED, and shows that oxide thickness variation is the dominant source of direct tunnelling gate current fluctuations at high gate bias of the transistor. Figure 10 illustrates a typical profile of the Si/ SiO 2 interface (second from top) for a device from the COMBINED set. Below on the same figure, electron concentration iso-surface and electrostatic potential obtained from the simulation of the transistor at low drain bias of 50 mV and with 1 V gate voltage are illustrated. At this bias condition the channel is strongly inverted and the two overlapped regions of the source and drain extensions are accumulated. The excessively high electron concentration screens the effect of random dopants on the potential. At the same time, due to the quantum confinement effects the maximum of the electron concentration is away from the interface. This reduces the impact of the interface roughness on the potential distribution in the device. Overall, there is a relatively weak modulation of the field perpendicular to the gate oxide. The observed local fluctuations in the gate current density on the top of Fig. 10 are primarily due to the variation in the oxide thickness and are directly correlated to the microscopic features of the interface.
Effects at low gate and high drain voltages
Histograms of the gate leakage current variations in the ''OFF''-state are illustrated on Figs. 7 and 8 for the RD set and the OTV set respectively. Figure 9 combines the histograms corresponding to the three simulated sets of devices-RD, OTV, and COMBINED. All plots are in logarithmic scale as the dispersion of the gate current exceeds two orders of magnitude. Although the interface roughness contributes to the fluctuations of the gate leakage and remains the primary reason for the increase of the statistical mean value, it is shown that random dopants are the dominant factor for the gate current fluctuations in the ''OFF''-state of the transistor. Under such bias conditions, the gate leakage is dominated by the electrons tunnelling from the accumulated poly-Si gate into the drain extension overlap region. The electron depletion near the interface in the drain extension overlap enhances the potential and field fluctuations induced by the random dopants. Only a few impurity atoms are present in this region and their exact number and configuration do not self-average over the small overlap area, resulting in greater fluctuations in the gate leakage from device to device. Figure 11 shows the potential distribution, the profile of the Si/SiO 2 interface, the perpendicular component of the electric field across the oxide and the magnitude of the direct tunnelling gate current density in a typical device from the COMBINED set, simulated at zero bias at the gate and 1 V drain voltage. The position of the impurity atoms in the edge of the drain extension overlap region can be visually correlated to the peaks of the tunnelling current density. Incorporation of more complex doping profiles generated from a process simulation of a MOSFET allows the evaluation of the gate leakage fluctuations' dependence on the lateral profile of the source and drain extensions, 13, 14) which will be addressed in future simulations.
Conclusions
To investigate the importance of gate leakage variation in nano-CMOS devices, a new 3D simulation methodology is developed. 3D statistical simulations of the combined effects of random discrete dopants and oxide thickness variation on the direct tunnelling gate current in a nano-MOSFET were performed. OTV is the primary source of gate leakage fluctuations at high gate voltage (MOSFET ''ON''-state), while RD are the main factor at high drain voltage (MOSFET ''OFF''-state). OTV and RD also lead to an average increase in the magnitude of the gate leakage with respect to that of a uniform device. This reflects the exponential sensitivity of the direct tunnelling current, and must be taken into account for accurate power dissipation analysis. A normal distribution represents well the dispersion of the gate current, or that of the log 10 of the magnitudes, for the simulated ensemble in both ''ON'' and ''OFF''-state of operation. Gate leakage fluctuations in the latter case reach nearly two orders of magnitude. The phenomena studied here are also relevant to devices with oxynitride dielectric.
